


CS 631-02 Processor Design Components


Project 04 Q&A

Complete Processor Microarchitecture


CLK



Processor STATE



Processor Components



single-cycle processor



X multi-cycle processor



pipelined processor


Moore's Law

of transistors


double every 1.5 years

PC Program Counter .

64-bit register with CLR (synchronous)




Instruction Memory



$$\text{word_addr} = \text{byte_addr} / 4$$

$$= \text{byte_addr} \gg 2$$


byte addr 64 bits



Register File

32 64-bit Registers: x_0, x_1, \dots, x_{31}


Read up to two register values and write up to one register in a single clock cycle. x_0 will always be 0.




RR - read reg #
RD - read data

WR - write register
WD - write data
WE - write enable


Register File Implementation



MUX Approach



Decoder with EN



ALU Arithmetic Logic Unit

